

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMAT		
10/716,599 11/20/2003		Herman Kwong	57983.000119	7194	
7.	590 02/23/2006		EXAMINER		
Thomas E. Ar	nderson		ARBES,	CARL J	
Hunton & Will	iams LLP				
1900 K Street, N.W.			ART UNIT PAPER NUMB		
Washington DC 20006-1109			3770		

DATE MAILED: 02/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

					6)			
	, , , , , , , , , , , , , , , , , , , ,	Applicati	on No.	Applicant(s)				
	•	10/716,5	99	KWONG ET AL.				
	Office Action Summary	Examine	•	Art Unit				
		C. J. Arbe	s	3729				
	The MAILING DATE of this communic	ation appears on the	cover sheet with the c	orrespondence a	ddress			
WHICH - Extens after S - If NO p - Failure Any re	RTENED STATUTORY PERIOD FOR HEVER IS LONGER, FROM THE MADE IS LONGER, FROM THE MADE IS A CONTROL OF THE MADE IS A CONTROL	ALING DATE OF THE 137 CFR 1.136(a). In no evinication. Utory period will apply and will, by statute, cause the apply and will.	HIS COMMUNICATION ent, however, may a reply be tin ill expire SIX (6) MONTHS from lication to become ABANDONE	N. nely filed the mailing date of this of D (35 U.S.C. § 133).				
Status								
1)⊠ F	Responsive to communication(s) filed	on <i>05 Januarv 200</i>	6.					
,—	•	o)⊠ This action is n						
/	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
•	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Dispositio	n of Claims							
5)	Claim(s) <u>1-15</u> is/are pending in the apparaments of the above claim(s) <u>11-15</u> is/are claim(s) <u>11-10</u> is/are allowed. Claim(s) <u>1-10</u> is/are rejected. Claim(s) <u>is/are objected to.</u> Claim(s) <u>are subject to restriction</u>	withdrawn from cor						
Applicatio	n Papers							
10)⊠ T <i>A</i> F	the specification is objected to by the he drawing(s) filed on <u>20 November</u> applicant may not request that any object deplacement drawing sheet(s) including the oath or declaration is objected to	2003 is/are: a) \square are ion to the drawing(s) the correction is require	ne held in abeyance. See ed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 C	FR 1.121(d).			
Priority ur	der 35 U.S.C. § 119							
a) [cknowledgment is made of a claim for All b) Some * c) None of: Certified copies of the priority decentified copies of the priority decentified copies of the priority decentified copies of the certified copies of application from the Internation has the attached detailed Office action	ocuments have bee ocuments have bee f the priority docume al Bureau (PCT Rul	n received. n received in Applicati ents have been receive e 17.2(a)).	on No ed in this National	Stage			
Attachment(s								
	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PT	O-948)	4) Interview Summary Paper No(s)/Mail Da					
3) 🔀 Informa	of Draftsperson's Patent Drawing Review (Pi ation Disclosure Statement(s) (PTO-1449 or P No(s)/Mail Date <u>โดย</u> ให้ท		5) Notice of Informal F 6) Other:		O-152)			

Art Unit: 3729

Applicants' Remarks filed on or about 05 January 2006 have been duly considered but are held not to justify or overcome the Office's position or holding with respect to the Office's Restriction. That is Applicants inter alia opine that for a valid Restriction the inventions must be separate and distinct. Applicants are or should be aware of what or how the Office for many or untold number of years construes this language to include i.e. separate or distinct. Even assuming arguendo that Applicants are correct on this count nevertheless the Restriction, which was mailed on or about 13 December 2005 has not been satisfactorily rebutted by Applicants. The reason for the original Restriction should have been reviewed. That is in the Group II invention there is no requirement that a "forming step ..." be used to form a signal routing channel as there is in the Group I invention and this reason should been provided in the original Restriction. The forming step in the Group II invention could have taken place when the substrate was being fabricated. The Restriction is proper and is now made Final although the technical reason therefore was not clear as it is now. Applicants are required to cancel all non-elected claims or take other appropriate action.

An Office Action on the merits of Claims 1-10 follows

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ball et al. (Pat No 6,246,112 B1) hereinafter Ball et al

Art Unit: 3729

Ball et al teach a method of routing signal traces in an electronic device package which includes the acts of disposing a plurality of signal traces on at least one substrate layer, and interleaving a plurality of ground traces with the signal traces. Ball et al also teach providing plurality of components on the surface of a multi-layered signal routing device (Cf. Figures 3-5 and corresponding disclosure). One can infer or understand (from at least viewing Figure 5), if indeed Ball et do not expressly teach that at least a signal routing channel on at least a surface of the multi-layered device is greater than a component space that from at least Figures 3 and 4 it is seen that Ball et al indeed teach providing micro-vias for the multi-layered signal routing device and also a plurality of conducting pads particularly seen in Figure 4 and moreover it would have been obvious if indeed Ball et al do not specifically teach to provide a signal routing channel which has a channel space which is equal to or greater than the component space. (Cf. e.g. Figure 5 in combination with Figures 3 and 4). As specifically to claim 2 iot is held that an act of ... determining a number... or ...determining aa required space.. is merely mental and hence will be little or no patentable weight since these steps are not within the requirements of further narrowing the scope of the independent claim 1. As applied To claim 3 it is held that one does have or can have a routing channel on a secondary surface of the multi-layer device given the evidence in Ball et al if one construes the bottom layer of Figures 3 or 4 as the secondary surface. One can readily see from each of these Figures that the vias or microvias do indeed extend from the top of the multilayer device to the bottom of the device and obviously components can be attached to this secondary surface. As applied to Claims 5 and 7 although Figures 3

Art Unit: 3729

and 4 do not show conductive pads on the bottom of these Figures it would be just a matter of mere design choice to place conductive pads on the bottom since there is no specific proble which is being solved by such pad being placed on the secondary surface nor is there any particular purpose therefore. Furthermore it would have been obvious to a POSITA to indeed place pads on this secondary surface. As applied to Claims 6 and 9 similar considerations apply. That is the placement of a portion of the plurality of components on the secondary surface rather than what Ball et al i.e. placement of each of the components on a primary surface is mere design choice for the reasons already provided. Alternatively the fictitious POSITA without undue skill would place components on the surface given the evidence in Ball et al.

Claims 1 are further rejected under 35 U.S.C. 103(a) as being unpatentable over Haller et al (Patent No. 5,357,403); hereinafter Haller et al.

Haller et al teach micropositioning of chips in an high density interconnect structure which has an alignment conductor in the high density interconnect structure. The alignment levels of such a structure are preferably a ground plane and if two layers of alignment conductors are provided, a power plane. Haller all therefore teaches a multi-layer device for accommodating a plurality of components on a surface. (Cf. Background of the Invention in Col 1). From at least Figure 1 and corresponding disclosure it is seen or inferred that a signal routing channel is or can be provided on the surface and that the signal routing channel has a channel space that is greater than the component space. It is also evident from at least from Figures 2, 4, 6 and 8 that Haller et all provides microvias in the multi-layered routing device (N.B. The only reason that

Art Unit: 3729

the Office will not reject Claims 1-5 and 10 under 35 U.S.C 102 b) is that Haller et al do not expressly state that they form at least one signal routing channel on at least the surface of the multi-layer signal routing device, the at least one signal routing channel However this is exactly what Haller et al do with the high density interconnection which they disclose. As applied to Claim 7 at least in Figs. 2, 6, 8, 10 and 12 the elements 18, near 34 and near A clearly show conductive pads which are formed on the secondary surface of the multi-layer signal; routing device. As applied to claim 9 as was the case with respect to this claim as rejected hereinabove the same or similar rationale is applied to wit the claim limitation is held to be mere design choice or alternatively would have been obvious to a POSITA.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to C. J. Arbes whose telephone number is 571-272-4563. The examiner can normally be reached on M, T, R and F from 8 to 6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, P. Vo, can be reached on 571-272-4690. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Art Unit: 3729

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

C. J. Arbes

Primary Examiner Art Unit 3729 Page 6